Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**.030”**



**.030”**

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: (See Above)**

**Backside Potential: COLLECTOR**

**Mask Ref: CP195**

**APPROVED BY: DK DIE SIZE .030” X .030” DATE: 10/4/21**

**MFG: CENTRAL SEMI THICKNESS .007” P/N: 2N3501**

**DG 10.1.2**

#### Rev B, 7/1